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I.	 CONCLUSIONS
A specific second-order digital phase-locked lope (DPLL) has been modeled as a
first-order Markov chain with alternatives. From the matrix of transition probabilities
of the Markov chain, the steady-state phas , error of the DPLL was determined. In a
similar manner the loop's transient response was calculated for a fading input.
Additionally, a hardware DPLL was constructed and tested to provide a com-
parison to the results obtained from the Markov chain model . In all cases tested, good
agreement was found between the theoretical predictions and the experimental data.
II .	 INTRODUCTION
The phase-locked loop has long been recognized as a . circuit with many important
applicotions,and as such,the description of analog phase-locked lo, t,-, (APLL's) has become
well known as a large volume of material has been published to facilitate their use. In
recent years, there has been an increasing use of various types of loops employing discrete
elements. Among these have been hybrid PLL schemes that utilize both analog and
digital circuitry. Newer loop realizations have been circuits composed entirely of digital
element (DPLL's). The importance of these types of configurations lies in tine relative ease
of design and construction and,of equal importance, the ease in which such circuits can be
m- i nta i ned .
Unfortunately, the very attributes that make DPLL's attractive from a design stand-
point also contribute to the difficulties in the theorticol analysis of DPLL operation. In
this area the available lit lifture is relatively thin. For the area of analysis with a fading
input, Weinburg and Lin	 derive steady-state results for general first- anc second-order
DPLL's, but the analysis is limited by the assumption as small phase error values. In [21 and [37
steady-state loop performance is'. the presence of Gaussian noise is discussed for specific
digital loop configurations. However, for both of these papers the analysis is limited to
first-order DPLL's only.
In a previous Technical Memorandum [41, the analysis of a first-order DPLL was per-
formed by modeling the loop as a first-order Markov chain. In the following, the ideas and
methods used in this previous Technical Memorandum will be modified to allow a similar
approach to be used for the analysis of second-order DPLL's. It will be shown that a second-
order DPLL can be modeled as a first-order Markov chain with alternatives and that these
alternatives themselves can be thought of as states in a first-order Markov chain. The
steady -state distribution of the Markov chain alternatives can be determined and from this
distributicn it is possible to find the steady-state phase error of the DPLL. The transient
response of the loop is determined in a similar manner.
Also detailed in the following is the design and testing of a hardware DPLL capable
of either first- or second-order operation. A primary design objective followed in the
construction of the hardware loop was to allow easy alteration of important loop parameters
to provide insight into their effects on loop performance. The general range of these
parameters, however, was limited to values thought to be useful for an Omega navi-
gation receiver application. It must be emphasized, however, that neither the theory
developed in this TM nor the DPLL design are in any way limited to this particular
application.
111.	 MARKOV CHAIN MODEL OF SECOND-ORDER DPLL
A. Second-Order DPLL Configuration. A block of the second-order DPLL
configuration considered here is shown in Figure 1 . This configuration differs from the
first-order loop presented in [4] only by the addition of the S-bit counter and adder
blocks. For this loop, the input is sampled at the positive-going zero crossing of the
reference clock and then quantized to a value of t 1 . The quantized signal is applied
directly to the divide-by-2 (M + N) up/down counter (count up one on plus one and
count down one on minus one) giving first-order phase updating. The quantized
hard-limiter output is also applied to the input of the divide-by- 2 S
 up/down counter
which has the additional property that the counter will satt, -afe at the limit points
12 S-1 -1 . Once the counters have been updated their values are summed and the sum
loaded into the (M + N)-bit counter.
	 The phase of the reference clock is then set to
a value determined by the contents of the most significant bits of the (M + N) Yt
counter.
B. Markov Chains with Alternatives. A Markov chain can be char 	 +rized
by a system containing a number of distingL"is able- states (finite or infinite)
	 ,vhich
transition to a new state denoted s - from any present state si
 depends solel •	-he
present state si . For the present, assume that the numbe, of states is N, r
	Then
for each state s i , i = 1,2, ..., N a vector of transition pi obabil ities may 1: 	 tten as,
Pi _ (P iI Pi2 ...P iW	 i	 1,2, ...,N	 (1)
where p.. is the probability of transition `o state s. given that the present state is
s.. Note that the N transition probability vectcIrs must satisfy the requirement
p ij > O	 i,j =- 1,2 , . . . , N
N	 (2)
and	 11pij =1.0
 
i=1, 2,...,N
and are cal led stochastic vectors. These N vectors may be arranged in .a matrix of
size N x N to give the matrix of transition probabilities P.
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p ll p12 " ' PIN
P21 p22 ' ' ' p2 N
P =	 (3)
p N1 pN2... pNN
Note that this matrix defines all of the state-to-state transition probabilities for the
Markov chain with a finite number of states.
A Markov chain can also be specified for which each state has one or more
possible vectors of transition probabilities. For each state s., the possible vectors are
called alternative vectors and transition from the present state to some new state is
governed by one and only one of the alternative vectors associated with the present
state. In this case, for each state s  there exists K  alternative vectors,
k P = (k	 k	 ... k	 ) i = 1,2,... N
	 (4)
i	 Pil	 p i2	 pi N k = 1,2,...
 K 
where k p.. is the probability th%the system will make a transition to state s. givenithat the 4esent state is s, and k alternative fnr a is VSed_ A, before, eu1h of "ht:
alternative vectors of transition probabilities are stochastic vectors and must satisfy
the conditions,
k	 > 0 i,i = 1,2, ..., N and k = 1,2,..., K,Pii
(5)N 
and	 F	 pii = 1.0 i= 1,2,..., N and k = 1, 2, ...,Ki
i=1
The vectors may be combined t, give the K x N stochastic matrix, P,
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PIN
1	 1	 1
P21 P22 "' P2N
2	 2	 2
P21	 P22 ' ' ' P2N
K2
	K2	K2
P21	 P22 "' P2N
	
!`	 KN	 ...	 N
P N1	 PN2	 FNN
(6)
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C. Markov Chain Model of DPLL. Use of the Markov chain with alternatives
in the modeling o second-order DPLL 's wi I be shown with an example. Consider the
DPLL of Figure 1 with M = 1, N = 2, and S = 3. Defining the possible states of the
(M + N)-bit counter as loop statep4 then the loop will have eight loop states while the
reference clock is quantized to 2 = 4 possible states. These eight loop states form
the states of a first-order Markov chain. 	 However, transfer from loop state to loop
state is dependent not only upon the present loop state but also on the value of the
S-bit counter. For example, if the value of the S-bit counter is zero, then a + 1
phase detector outputwill cause the (M + N) counter to be incremented by a value of
+2. Similarly, a -1 phase detector when the S-bit counter is zero will cause the
(M + N)-bit counter to decrement by a value of 2. However, if the value of the S-bit
counter is +1 0 then a +1 phase detector output will cause the (M + N)-bit counter to
increment by a value of 3 while a -1 phase detector output causes the counter to
decrement by a value of 1. Since the possible values of the (M+N)-bit counter are
associated with the states of a Markov chain, then the possible values of the S-bit
counter can be associated with alternative actions for each loop state. Thus for +0
present case of S=3, there are seven alternative actions associated with each loop state.
A state diagram of the Markov chain model with alternatives for the DPLL under
consideration is shown in Figure 2. Since there are eight possible loop states with each
having seven possible alternative actions, there are a total of 56 alternative actic ns for
the entire loop; or in terms of Markov chain notation, there are 56 alternative vectors
of transition probabilities. For each loop state the alternative vector to be used is
uniquely defined by the value of the S-bit counter so that the alternative vectors them-
selves can be thought of as states in a first-order Markov chain. That is, instead of
considering the transitions from loop state to loop state, the transitions from loop alter-
native to loop alternative are considered. Thus in the state diagram, Figure 2, the loop
alternatives are successively numbered s l ,s2 , ...556 and the possible transition from
loop alternative to loop alternative is assigned a probability as indicated by the directed
arrows. The values of the indicated probabilities are dependent on the state of the loop
reference clock only. The method for determining their value was discussed it 141.
Denoting the steady-state probability of loop occupancy of state s, as a, then from
Figure 2,
a 1 = a30 p3 + a29 p3	 (7)
It is clear that there wi I I be 56 such equations which can be put in matrix form as
a1
a2
I
[A] I	 _ 101 	 (g)
1 a56
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for which a unique solution does not exist. However, since a  represents a steady-state
probability then
56
1	 a. = 1.0
M I
so that the above homogeneous system in conjunction with this additional constraint
can be solved for the steady-state probabilities a.. If the steady-state probability of
the occurrence of the k th clock state is denoted as Rk then
L + 2 M+S -2M
NR 
	 F a.	 K = 1,2, ..., 2 	 (10)
i=L
where	 L = (k-1) [ 2 M + S_ 2M] + 1	 (11)
The distribution of R  then establishes the statistics for the phase error of t i +c 47)PLL.
A similar method is used to find the mean time to loop lock-up for a ;riven
initial state. For the loop represented by Figure 2 with a noiseless input si5^al,
p l =p2=q3=q4=1
and	 p3=p4=q1=q2=0
and it is easy to see that regardless of initial state the loop wi I I move to a :table condi-
tion involving a transition loop of,
S38♦ S32 ♦ S 19 iS25
Thus, occurrence of any of these four states can be used as defining the lock-up condi-
tion for the DPLL. Denoting T,
i 
as the mean number of loop transitions to a lock-up
condition for some initial state s., then a set of difference equations can be written in
terms of mean time to loop lock as was done for the determination of steady-state loop
probabilities. For instance if the loop is initially in state 1; 7' then
7 p T 55+q1 T35 + (12)
Clearly, a similar equation can be written for each initial state. Note, for state
S38 , S32 , 519, and S25 then
T38 - T32 - T i 9 T25 - 0
since the loop is defined as being initially in a lock condition.
(9)
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D. A plicotion of the Markov Chain Model. The DPLL's steady-state distribution
and transient properties are determine by a so ution of the systems of equations given by
(8) and (9), respectively. A computer program PBSTGEN was written to establish the
state-to-state transitions (i.e., the systems of equations)for arbitrary values of M, N, and
S. Using the output of PBSTGEN a second progrom,PBDPL2, solved the system of equations
to find the steady-state phase distribution for the DPLL. Similarly, the output of PBSTGEN
by another program, PBDPL2T, to solve for the mean time to lock for an abritrary initial
phase offset. In both PBDPL2 and DPL2T, Jacobi's iterative algorithm was used to solve
the system of equations. These programs may be K)und in Appendix A. Results obtained
from these programs will be presented in a later section of th.s TM.
IV.	 DIGITAL PHASE-LOCKED LOOP CC-SIGN
To demonstrate experimentally the validity of the Markov chain model described
in the previous section, a hardware DPLL was designed and constructed. A block diagram
of the hardware loop is shown in Figure 3. All register lengths shown in the block dia-
gram indicate the maximum values and during testing the actual register lengths were alter-
ed to verify tiie effects of various parameters upon loop performance.
Referring to Figure 4 the phase detector wi ll sample the incoming binary signal of
frequency f and then output a count-down signal if the sample is a ZERO or a count-up
signal if the input is ONE. 	 The count-up or count-down signal is then applied to both
the S-bit saturating counter and the (M + N}bit counter. Inhibiting logic is included with
the S-bit counter so that the counter will saturate at selectable values of + (2 i
 -i) , i =1,
2, ..., 7. The sample command also initiates the control logic so that the new value of
the (M + N)-bit counter (following the count-up or count-down signal) is loaded into the
12-bit buffer by means of the -[=signal. After settling, the output of the 12-bit
adder will contain the sum of the S-bit saturating counter and the (M + N)-bit counter,
This val^je is then loaded into the (M + N)-bit counter by means of the LTA- 1 signal.
Note, the value of the N most significant bits represents the phase estimate of the DPLL.
To establish variable phase reference clock, this phase estimate is compared to the value
of an N-bit counter being clocked at c 2 N
 * f rate by cn N-bit binary magnitude
comparator. Upon coincidence of the two input words the magnitude comparator output
takes on a value of ONE. Note that this pulse output occurs at an f rate. Notice also
that this loop will operate in the first-order mode simply by inhibiting the LOAD signal
to the (M ` N) counter. Detailed schematics for the DPLL may be found in Appendix B.
The basic test configuration used for all DPLL experiments is shown in Figure 4.
Since it was primarily desired to determine the steady-state phase error and the mean time
to lock for an initial phase offset; it was possible to use the some clock source for both the
DPLL input and the external reference source. A Sulzer temperature-compensated crystal
oscillator was used as the reference source to minimize effects caused by frequency drift
of this source. This source was quantized to binary levels and applied to both the DPLL
variable phase reference clock and a phase shifting network. The phase shifted clock
was then filtered, mixed with noise, and hardlimited to provide a noisy binary input to
-9-
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the DPLL. The phase estimate of the loop is continously stored in a buffer register ^o
provide a parallel digital phase output. This value is also of flied to a D/A converter
to provide on analog phase output for monitoring purposes.
V. ANALYSIS AND HARDWA7E TEST RESULrS
Solutions to the systems of equations describing the Morkov chain model for
the DPLL were performed for various loop porcmeter values by means of the computer
programs found in Appendix A. Of prime concern was the steady-state phase error
and the transient response of the DPLL to,- a fading input. In addition, data was taken
from experiments involving the hardware DPLL to determine both of the parameters for
comparison to the results obtained from the Morkov chain model.
Figures 5,6, and 7 are plots of standard deviation of the phase erro ► for the
DPLL as a function of noise-to-signal ratio for various loop parameters. The results
obtained from the Markov chain model are overplotted with t;ie experimental results
and, as can be seen, there is close agreement between the two. Notice for the case
of S=1 the loop is operating in the first-order mode while for S greater than one the
loop is operating second-order. Referring to these three figures it is seen that for
constant M and N there is a reductic , of 5 to 10 dB in loop performance as S increases
in unit steps. Similarly, as S and N are held constant, there is a 5 to 10 dB increase
in loop performance as M increases in unit steps.
Figures 8-14 are plots or the loop transient response for various loop parameters
and signal-to-noise ratios. Again the experimental results are overplotted on the
theoretical predictions. Each experimental data point represents the mean of at least
500 trials and once again there is good agreement between experimental and theoretical
data. A particularly significant result may be found from a comparison of Figures 8-10.
From these figures it is seen that for small values of initial phase offset, the mean time to
lock increases with an increasing value of S. That is, for small phase offsets •he first-
order DPLL will achieve lock in less time than will a second-order DPLL. rhis is likewise
found to be true when . o: ,paring Figures 11-13 and can be a significant factor in selection
of loop parameters for a, ► application such as an Omego navigation rECeiver.
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VII.	 APPENDICES
A. Fortran Programs Used for Solution of Morkov Chain Model.
Reference Section III - C and D.
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B. Binary Phase-Locked Loop Design.
The following sections discuss in detail the design of the hardware DPLL used to
validate the Markov chain model. The block diagram for the DPLL may be found in
Section IV, Figure 3 of the main text.
a. Binary Phase Detector. Referring to the schematic of Figure B-1, the
binary phase etector operates by sampling the binary input signal fc and producing a
complemented pulse output on either the count-up or count-down line. This function
is produced by three D-type flip-flops as follows. The OPEN SW signal is applied to
the clock input of ff B3 while the binary signal f is applied to the data input of the
some ff. Thus on a positive transition of OPEN §^ the value of fc is latched, giving
the sampled value IN at 113s Q output. The two ff's of A6 are initailly set to the
ONE state x so that when SET LAT latches the input values to the ff's (IN and TNT,
one ff goes to the ZERO state while the other remains in the ONE state. The SET LAT
signal is followed by theZLrLA'1< signal which soft both ff's to the ONE state. Thus
the count-up or countdown are produced in a mutually exclusive manner when one
of the ff's of A6 toggles HIGH LOW HIGH while the other remains HIGH.
b. S-bit Saturating Counter. The saturating up-down S-bit counter is
shown in Figure B-2. The counting function is performed by two serially connected
74193 4-6it synchronous up-down counters. The ouput states of the counter is de-
tected by a logic network to produce the INHIB UP and INHIB DN signals that will
inhibit the UP and DN clock signals respectively. For example, if switches SWl
through SW6 are closed, then for a counter state of 0000 0001 the I NHI B UP signal
will be TRUE,thus inhibiting the UP clock signal and saturating the counter at that
value. Note, a DN clock signal will still count the counter to the 0000 0000 state.
Similarly, for all switches closed and the counter in state 1111 1111 the I HOB DN
signal will be TRUE and the counter is saturated at that state. If switch SW1 is opened
while all other switches remain closed, then the counter saturation states will be 0000
0011 and 1111 1101 (±3), Continuing in this manner, the counter saturation states
may be selected to be i2 i -1, 1 = 1,2,...7 by opening switches SWl through SW (i-1)
while all other switches remain closed.
c. (M + N) -Bit Counter. The schematic for the (M + N)-bit counter along
with the buffer register and adder are shown in Figure B-3. The (M + N)-bit counter
consists of three serially connected 74193 4-bit up-down counters. Following an UP
or DN clock signal the value of the (M + N)-bit counter is loaded into the 12-bit
buffer register composed of two 74174 hex D-type fl ip-flops by the LOD2 signal.
The values of the 12-bit buffer and the S-bit saturating counter compose the inputs
to the adder circuit consisting of three 7483 4-bit binary adders. The ouput of the
12-bit adder is applied to the preset terminals of the (M + N) -bit counter. If the type
select switch is set for first-order operation, the adder output will not be loaded into
the (M + N)-bit counter. If a second-order loop is selected, the LOST signal will
be applied to the load inputs of the 74193s thus presetting the (M + N)-bit counter to the
value of the 12-bit adder output.
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d. Variable Phase reference Clock. Referring to Figure B-4, six selectable
contiguous bits from the M +	 it counter are applied to one input side of a binary
magnitude comparator formed by two 7485 4-bit magnitude comparators. The other
input to the comparator is obtained from the lower N bits of the two series-connected
74193 counters that are being clocked at a rate of 2N time the input frequency. Thus
the EQUALS output pin 6 of A31, of the magnitude comparator will be a ONE when
the two inputs are equal and this will occur at a rote equal the input frequency fc. The
circuit formed by A33 and A34 prevenb the sample output from occurring at a rote
greater than fc. For example, if pin 8 of A34 is HIGH then when the magnitude
comparator detects the equal condition, pin 5 of A34 is set HIGH causing t he phose
 
de-
tector to sample the input signal. The SAMPLE signal is reset LOW by the
signal at the end of the loop phase update. However, since the (M +.N)-bit counter
may have counted up during the last phase update and the counters of the reference
clock have also counted up, it is possible for the magnitude comparator to detect equal
states occurring at a rate of 2N *f C . Thus it is necessary for the LU717 signal to reset
pin 8 of A33 to a ZERO so that another sample cannot occur unit the reference clock
counter loads a ZERO into that flip-flop.
e. Control Logic. A timing diagram for the necessary control waveforms and
the logic schematic used in their generation are given in Figures B-5 and B-6, respec-
tively. Use of the control waveforms has been described in the previous sections.
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Figure B-5. Control Waveforms.
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Figure B-6. Control Logic.
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